We report the growth of InGaAs nanowires (NWs) on Ge(111) substrates using selective-area metal-organic vapor-phase epitaxy (SA-MOVPE) for novel InGaAs/Ge hybrid complementary metal-oxide-semiconductor (CMOS) applications. Ge (111) substrates with periodic arrays of mask opening were prepared, and InGaAs was selectively grown on the opening region of Ge(111). A uniform array of InGaAs NWs with a diameter around 100 nm was successfully grown using appropriate preparation of the initial surfaces with an AsH 3 thermal treatment and flow-rate modulation epitaxy (FME). We found that optimizing partial pressure of AsH 3 and the number of FME cycles improved the yield of vertical InGaAs NWs. Line-scan profile analysis of energy dispersive X-ray (EDX) spectrometry showed that the In composition in the InGaAs NW was almost constant from the bottom to the top. Transmission electron microscope (TEM) analysis revealed that the interface between InGaAs NW and Ge had misfit dislocations, but their distance was longer than that expected from the difference in their lattice constants.
Introduction
Miniaturization of Si-based field-effect transistors (FETs) is being limited by enhanced short-channel effect and leakage current. Thus, novel technologies such as multi-gate structures and non-Si channel materials are required for overcoming these issues [1] [2] [3] [4] [5] [6] [7] . In this study, we focus on III-V compound semiconductors and Ge for channel materials of the FETs because of the small effective mass of their carriers, or large carrier mobility. Co-integration of III-V/Ge channels is needed to be used for the high-mobility channel materials of FETs, thereby enabling the fabrication of high-performance and low-power integrated complementary metal-oxide-semiconductor (CMOS) circuits. However serious issues remain in integrating III-V materials with Ge, for instance, mismatches in the lattice constant, polarity, and carrier mobility, and the latter is the most critical for practical CMOS applications. For example, when the electron mobility of InGaAs is 12000 cm 2 /Vs and the hole mobility of Ge is 1200 cm 2 /Vs, the carrier mobility mismatch is 10 times, so the channel width of a Ge p-channel MOSFET must be 10 times wider than that of an InGaAs n-channel MOSFET to compensate current level mismatch. Thus, native integration is not very effective, and rational integration is required.
In this study, we report on direct integration of vertically aligned InGaAs nanowires (NWs) on planar Ge(111) substrates using selective-area metal-organic vapor phase epitaxy (SA-MOVPE) to match toward a matching current levels of III-V n-MOSFETs and Ge p-MOSFETs via hybrid integration of NWs and planar FETs.
Vertical surrounding-gate transistors (SGTs) using NWs can reduce the surface area occupied by FETs by about one quarter compared with the area occupied by planar
Si-MOSFETs [8, 9] , and their extremely small diameter allows current level matching in narrow-width planar FETs. Furthermore, direct integration of the III-V NWs using SA-MOVPE would suppress the formation of misfit dislocations lattice relaxation at the III-V/Ge interface originating from lattice mismatch [10] . Among III-V materials,
InGaAs is an especially promising channel materials because of its high electron mobility. Furthermore, we expect good electrostatic gate control in InGaAs for an In composition of about 70-80% due to the small energy difference between the conduction band edge and the Fermi level stabilization energy and small interface charges around them [11] . Thus, FETs based on the InGaAs channels are expected to outperform their InAs counterpart. In this study, we investigated the SA-MOVPE of InGaAs NWs with an emphasis on the preparation of initial surfaces before InGaAs NW growth, which is important to overcome the polarity mismatch, and to achieve vertical alignment of InGaAs NWs on Ge. We performed AsH 3 treatment and flow-rate modulation epitaxy (FME) for the special care to form (111)B polarity. We expect AsH 3 treatment replaces the outermost Ge with As and forms As-incorporated Ge 3+ surfaces.
In FME growth, or by supplying group-III materials without As, In/Ga atoms are expected to terminate not only As-incorporated Ge 3+ surfaces with, but also terminate Ge surface without As incorporation and to form group-III terminated Ge + surfaces. The advantage of FME is also in the ability of low temperature growth, as demonstrated in
Ref. 16 . Low-temperature growth in FME mode thus expected to promote nucleation without sacrificing the crystal quality in FME. We will discuss about FME in detail at chapter 3. We describe the results of energy dispersive X-ray (EDX) spectrometry and transmission electron microscopy (TEM) for compositional and structural analysis.
Experimental procedure
The growth process of NWs started with the preparation of Ge (111) The following procedures were used [12, 13] important with H 2 annealing. However, the optimal temperature window for the annealing remains unclear. Although we set the temperature to 550°C, temperatures below 500°C were assumed to be enough to obtain a smooth surface because the decomposition of Ge surface occurs at 200-300°C [15] . Then, InGaAs layers were grown, first using flow-rate modulation epitaxy (FME) [(iii) in Fig. 1(d) ] [16] , that is, by supplying TMIn/TMGa, and AsH 3 alternately with hydrogen intervals, followed by conventional MOVPE growth [(iv) in Fig. 1(d) ]. The number of FME cycles was 7 to 30. The growth temperature was 670°C, and the partial pressure of TMGa and TMIn was 5.68 × 10 -7 atm and 9.74 × 10 -7 atm, respectively, and the composition of TMIn in the vapor phase was 63%.
Results and discussions
We grew InGaAs on Ge without AsH 3 surface treatment and FME cycles shown in Fig. 2(a) . Figure 3 shows the results of growth with AsH 3 surface treatment and FME. The opening diameter d 0 was 100 nm, the pitch a was 1000 nm, and the number of FME cycles was 30. The formation of inclined NWs was suppressed by introducing the AsH 3 surface treatment and FME, indicating that a (111)B-polar surface was formed on Ge(111). That is, a substitution reaction of outermost Ge atoms with As atoms occurred to form an As-incorporated Ge 3+ surface, or In/Ga adsorption on Ge occurred to form an
In/Ga-terminated Ge + surface. As a result, InGaAs in the NW shape was grown vertically. However, lateral overgrowth structures as well as hillocks also appeared.
Both the lateral overgrowth structure and hillocks had a much larger diameter than that of the mask openings, but the former had vertical {-110} facet sidewalls, while the hillocks did not. Thus, the hillocks were formed due to the mixture of the (111)A and (111)B polar surfaces, similar to the case of Fig. 2(b) . The mechanism of the lateral overgrowth, which was thought to take place with all the formation of the (111)B surface, is discussed later. Next, we characterized the effect of the number of cycles on the FME to enhance the yield of the NW growth, and the results are summarized in Fig. 4 . Fewer FME cycles clearly resulted in an improved yield of NWs. when the number of FME cycles was 7. In addition, the diameter of the grown NWs became closer to the d 0 as the FME cycles decreased, as shown in Fig. 5 . To explain these results, the influence of excess FME growth was considered based on the model shown in Fig. 4(e) . In this FME growth, the amount of In/Ga supply for 1 FME cycles was estimated to correspond to about 1.5-2 nm by calculating the growth rate of NWs.
Thus, too many FME cycles resulted in the InGaAs layers becoming thicker than the mask thickness (~ 22 nm). This gave rise to the overfilling of InGaAs at the opening, and InGaAs grew laterally over the mask in the FME growth, resulting in thick InGaAs
NWs or lateral overgrowth structures in the subsequent InGaAs growth. Fewer FME cycles reduced the overfilling and lateral overgrowth of InGaAs, and if the number of FME cycles was appropriate, the FME layer could be thinner than that of an SiN-mask, and lateral over growth was suppressed. Therefore, we conclude that the formation of the (111)B-polar surfaces and the optimization of an initial FME layer were critical for integrating the vertical InGaAs NWs on Ge.
Next, we characterized the crystal structure of an InGaAs NW, the diameter and height of which were about 150 and 700 nm using EDX and TEM, respectively. The results are summarized in Fig. 6 . In this case, the NWs were grown with the FME-cycles of 30. Figure 6 (a) shows a TEM image of a whole NW, and line 1 (A-B) and line 2 (A'-B') show the position of the EDX line-scan analysis for profiles shown in Fig. 6(b) and (c), respectively. The EDX line-scan profile revealed the In composition in the InGaAs NW was about 80% and was almost constant throughout the NW except at its bottom [The distance was 70-150 nm in Fig. 6(b) ]. At part of the bottom, the In composition was about 64%, close to that in the vapor phase. This composition difference was assumed to be the FME. As aforementioned, excess numbers of FME cycles resulted in overflow growth on the SiN mask [see panel (i) in Fig. 4(e) ], and the behavior can be seen in Fig. 6(a) . Thus, part of the NW-bottom was dominantly grown by the overflow growth of the FME, and the In-content of the FME grown-layer was assumed to follow that of the vapor phase. However, the In composition in the InGaAs NW was larger than that of the composition of the In precursor (63%) in the vapor phase. This suggests that the surface diffusion length of the In atoms was longer than that of Ga atoms, and In incorporation was enhanced in the NW growth. TEM images 
Summary
We achieved integration of the vertical InGaAs NWs on Ge(111) substrates using selective-area MOVPE. We found that the percentage of vertical NWs was improved by changing the AsH 3 treatment temperature, partial pressure of AsH 3 , and the number of FME cycles. Thinning of the FME layer while forming (111)B-polar was critical to align vertical InGaAs NWs on Ge. We evaluated the composition of InGaAs NWs and conducted an analysis of the InGaAs/Ge heterointerface. A further reduction in the mask opening and NW diameter should enable dislocation-free interfaces for device applications. The red lines depict (111) lattice planes of Ge, and the blue lines are those of InGaAs.
(e) Magnified TEM micrograph of InGaAs/Ge heterointerface.
